

Vectorization in a SIMD DSP Architecture.

ABSTRACT OF THE DISCLOSURE

A method for determining vectorization configurations in a computer processor architecture, the method including identifying a vectorizable loop in a computer program, identifying a memory access pattern of data required for implementing the loop in the architecture, computing a set of candidate configurations of resources required for vectorizing the data in the architecture, where the computing step includes configuring a vector pointer register of the architecture in support of either of reorder-on-read use and reorder-on-write use of a vector element file of the architecture, 5 selecting one of the candidates in accordance with predefined selection criteria, and 10 implementing the selected vectorization configuration in the architecture.